OPERATIONS MANUAL PCM-AIO

NOTE: This manual has been designed and created for use as part of the WinSystems' Technical Manuals CD and/or the WinSystems' website. If this manual or any portion of the manual is downloaded, copied or emailed, the links to additional information (i.e. software, cable drawings) will be inoperable.

WinSystems reserves the right to make changes in the circuitry and specifications at any time without notice. ©Copyright 1993 by WinSystems. All Rights Reserved.

REVISION HISTORY

P/N 403-0172-000

ECO NUMBER	Date Code	Rev Level
ORIGINATED	032993	Α
93-67	092493	A1
94-31	940817	A2
98-29	980414	A3
98-48	980723	В

TABLE OF CONTENTS


Section	Paragraph Title	Page
	Visual Index- Quick Reference	i
1	General Information	1-1
1.1	Features	1-1
1.2	General Description	1-1
1.3	Specifications	1-3
2	PCM-AIO Technical Reference	2-1
2.1	Introduction	2-1
2.2	I/O Addressing Selection	2-1
2.3	A/D Registers	2-2
2.4	D/A Registers	2-2
2.5	Interrupt Routing Selection	2-3
2.6	A/D In put Connector	2-3
2.7	Single Ended Operation	2-3
2.8	Differential Operation	2-3
2.9	Unipolar/Bipolar Operation	2-4
2.10	A/D Software Interface	2-4
2.11	A/D Calibration Procedure	2-5
2.12	Output Coding	2-6
2.13	A/D Software Examples	2-6
2.14	D/A Output Connector	2-10
2.15	D/A Voltage Reference and Output Selection	2-10
2.16	D/A Software Flowchart/Assembly Routine	2-10
2.17	D/A Calibration Procedure	2-12

APPENDIX A MAX 180 Datasheet Reprint APPENDIX B Cable Drawings and Software

Warranty and Repair Information

Visual Index – Quick Reference

For the convenience of the user, a copy of the Visual Index has been provided with direct links to connector and jumper configuration data.



1 GENERAL INFORMATION

1.1 FEATURES

- Low cost, 12-bit A/D
- Up to 8 A/D input channels
- Each A/D channel configurable for Unipolar (0 to +5V) or Bipolar (-2.5 to +2.5V)
- Single-ended or Differential Input Modes
- Built-in Sample-and-Hold
- 100KHz sampling rate
- I/O mapped on the PC/104 Bus
- Processor independent
- Very low power, all CMOS components
- Two channel 12 Bit CMOS D/A converter
- Selectable UNIPOLAR or BIPOLAR voltage output for each channel
- Two output voltage ranges: 0 to 5V or -5V to +5V

1.2 GENERAL DESCRIPTION

1.2.1 PC/104 Bus Interface

The PCM-AIO is I/O port mapped with the unique port address determined by an on board EPAL decoder. The PCM-AIO uses a total of 8 I/O ports and is designed to work with standard NMOS/TTL or CMOS base boards.

1.2.2 Analog to Digital Converter

The PCM-AIO contains the Maxim MAX180, 12-bit data acquisition system. It combines an 8 channel input multiplexer, high bandwidth Track-and-Hold (T/H), low-drift zener reference, and flexible microprocessor interface with a high conversion speed, successive approximation analog to digital converter. The device samples and digitizes at a 100KHz throughput rate. The MAX180 can be software configured for unipolar or bipolar conversions and single-ended or differential inputs on a per channel basis. Output coding is natural binary for unipolar operation with 1 LSB = 1.22mV (5V/4096). Coding is twos complement for bipolar. Potentiometers are on the card to permit both gain and offset adjustment.

1.2.3 Starting an A/D conversion

The conversion is begun by writing a word to the control register to select the channel and specify if it is single-ended/differential and unipolar/bipolar. Output data is latched and the PCM-AIO signals the base board that conversion is complete and data is available. This board sets a Busy flag for use in a polled mode and can generate an interrupt after each completed conversion.

1.2.4 A/D Input Configuration

All input channel are wired to J1, a 26-pin right angle male connector. It has the same pin-out as WinSystems' MCM/LPM-A/D12. J1 is configured so that mass termination type flat ribbon cable or discreet wires can be connected to it. WinSystems offers the CBL-120-3 which is a 3 foot, # 28 AWG, ribbon cable designed to provide access to signals from the 26-pin, 0.100 " grid connector on the PCM-AIO board. One end of the cable has a polarized, 26-pin female socket connector with strain relief that plugs into the board and the other end is open to allow users to make their own custom termination. The CBL-130-4 is a 4 foot, ribbon cable that will connect the PCM-AIO to the Analog-ADP. This board is a non-isolated signal conditioner and termination panel.

1.2.5 Digital to Analog Converter

The PCM-AIO has two 12 bit digital to analog convertor channels. Each channel can be configured for either a unipolar or bipolar output with one of two output ranges: 0 to 5V or + /-5V. The D/A section on the PCM-AIO takes 4 I/O ports.

1.2.6 DA Operation

Each D/A channel on the PCM-AIO is reset to logic zero after a system reset. To output a digital word to a channel, the low byte is written to the low byte address (ALWAYS EVEN), the upper 4 bits of the 12 bit word is written to the next address (ALWAYS ODD). After writing the upper 4 bits, the channel is automatically updated. It is important to note that a channel is only updated when the upper 4 bits are written to the odd address.

EXAMPLE: 0 to 5V unipolar output selected D/A Ports are located at 100-10B

To Output 800 HEX to channel 0 (should equal 2.5V output)

1. OutpuT 00 HEX TO I/O PORT 108 HEX 2. Output 08 HEX TO I/O PORT 109 HEX

When the 08 hex is written to I/O Port 101, the 12 bit word will be converted to a 2.5V output.

1.2.7 PC/104 Module

PC/104 multimodule boards are small (3.550" x 3.775"), I/O or memory mapped boards which plug into a base board. The PC/104 boards connect to the PC/104 bus connector and convert the PC/104 bus signals to a defined memory or I/O interface. The PC/104 is a unique design approach to Embedded Systems users offering a broad range of expansion boards joined together on the PC/104 interface. The PCM-AIO is designed to fit on all Win-Systems' processors that have PC/104 connectors, our LPM/MCM-SX386/486, and other CPU base boards.

1.3 SPECIFICATIONS

1.3.1 Electrical

<u>A/D</u>

Number of Channels:	Up to 8
A/D Resolution:	12-bits
Input range:	0 to +5 volts; single-ended -2.5 to +2.5 volts; differetial
Coding:	Natural binary (unipolar)
	Two's complement (bipolar)
Nonlinearity:	1 LSB
Gain error:	Adjustable to zero
Conversion speed:	10 microseconds

<u>D/A</u>

Number of Channels:	2
D/A Resolution:	12-bits
Voltage Output:	0 to 5 VDC or -5 to +5 VDC
Output Drive:	2.5 mA

Power Requirements:

VCC	+5 VDC 5% at 35 mA (typ. outputs unloaded)
VCC1	-12VDC 10% at 15 mA (typ. outputs unloaded)
VCC2	+12VDC 10% at 15 mA (typ. outputs unloaded)

1.3.2 Mechanical

Dimensions:

3.550" x 3.775"

Connectors :

 A/D Input:
 26-pin dual pin on 0.100"

 D/A Output:
 26-pin dual pin on 0.100"

 PC/104:
 62-pin dual pin on 0.100"

1.3.3 Environmental

Operational Temperature: 0° C to +65° C


1.3.4 Ordering Information

PCM-AIO	12-bit A/D converter
CBL-120-3	3 ft., 26 conductor ribbon cable unterminated
CBL-130-4	4 ft., 26 conductor, ribbon cable to the Analog-ADP card
	Analog-ADP Analog termination panel

2 PCM-AIO Technical Reference

2.1 Introduction

This section of the manual is intended to provide sufficent information regarding the configuration, and programming of the PCM-AIO module. A complete reprint of the MAX 180 datasheet is provided in Appendix C for specific information on the chip. Questions not adequately addressed in this section should be addressed to the WinSystems Technical Support department at (817) 274-7553 between 8AM and 5PM Central time Monday through Friday.



2.2 I/O Address Select

The PCM-AIO decodes 16 I/O ports to access the board. The I/O port addresses are determined by an EPAL and is controlled by jumper block J8. The figures below show the Base I/O address as determined by the jumpering of J8.



2.3 A/D Registers

OFFSET 0 - Write

Bits 7-5	Unused
Bit 4	1 = Differential Input, 0 = Single Ended input
Bit 3	1 = Bipolar Input, 0 = Unipolar Input
Bits 2-0	Channel Select 0 to 7

OFFSET 0 - Read

Bits 7-0 LSB of converted data

OFFSET 1 - Read

Bits 7-4	Unused
Bits 3-0	Upper 4 Bits of converted data

OFFSET 4 - Read

Bit 7	1 = A/D Busy, $0 =$ Conversion complete
Bits 6-0	Unused

2.4 D/A Registers

OFFSET 8 - Write

OFFSET 9 - Write

Bits 7-4	Unused
Bits 3-0	Channel A - Upper 4 bits of 12-Bit ouput value.

OFFSET 10 - Write

Bits 7-0 Channel B LSB data

OFFSET 11 - Write

Bits 7-4	Unused
Bits 3-0	Channel B - Upper 4 bits of 12-Bit ouput value.

2.5 Interrupt Routing Select

The PCM-AIO is capable of generating an interrupt on conversion complete from the MAX180. This interrupt may be routed to any of several PC/104 bus interrupts using the jumper block at J7 or J10. The jumpering detail for J7 and J10 is shown here :

J7	_	J10
1 o o2 3 o o4 5 o o6 7 o o8 9 o o10 11 o o12	IRQ2 IRQ7 IRQ6 IRQ5 IIRQ4 IRQ3	1 o o 2 IRQ14 3 o o 4 IRQ15 5 o o 6 IRQ12 7 o o 8 IRQ11 9 o o 10 IRQ10

2.6 A/D Input Connector

The figure below shows the pinout for the PCM-AIO analog input connector J1 in both single-ended and differential modes.

J1					
Channel 0 Channel 2 Ground Channel 4 Ground Channel 6 Ground Channel 1 Ground Channel 3 Ground Channel 5 Channel 7	2 0 0 15 3 0 0 16 4 0 0 17 5 0 0 18 6 0 0 19 7 0 20 8 0 21 9 0 0 22 3 10 0 23 1 1 0 0 25 12 0 25	Channel 1 Channel 3 Ground Channel 5 Ground Channel 7 Ground N/C Ground N/C Ground N/C Ground N/C			

J1 Input Pin Definitions - Single Ended Mode

	J	1	
Channel 0 (+) Channel 2 (+) Ground Channel 4 (+) Ground Channel 6 (+) Ground Channel 0 (-) Ground Channel 2 (-) Ground Channel 4 (-) Channel 6 (-)	1 o 2 o 3 o 4 o	o 14 o 15 o 16 o 17 o 18 o 20 o 21 o 22 o 23 o 24 o 25 o 26	Channel 0 (-) Channel 2 (-) Ground Channel 4 (-) Ground N/C Ground N/C Ground N/C Ground N/C Ground N/C

J1 Input Pin Definitions - Differential Mode

2.7 Single Ended Operation

The PCM-AIO allows eight single ended inputs with a voltage input range of 0 to 5 VDC for unipolar operation or -2.5 to +2.5 VDC for bipolar operation. An input channel is selected as a single ended input by setting the SI bit to a '0' when writing the channel select/command word.

2.8 Differential Operation

The PCM-AIO allows up to 4 channels of differential operation. Each differential channel requires two inputs, i.e. a (+) input and a (-) input. The PCM-AIO can have a mixture of single ended and differential input signals by programming the appropriate channel select/convert to each channel. A channel is programmed for differential operation by writing a '1' to the DI bit in the channel/convert word. For proper operation a channel that is used as a differential with differential inputs should have a bias return for each input, i.e. (+) and (-). A one megohm resistor from each differential input to ground will provide a sufficient bias return path for each input.

Note: It is possible to reverse the + and - differential inputs in software for a given channel. See Table 1 of the MAX180 datasheet on page 7-94 in Appendix C.

2.9 Unipolar/Bipolar Operation

Each channel on the PCM-AIO can be operated in either unipolar or bipolar mode. A unipolar input provides a 0 to 5 VDC input while a bipolar input provides a -2.5 VDC to + 2.5 VDC input. A channel is programmed for unipolar if the BP bit in the channel select/convert bit is set to '0' and by programming the BP bit to a '1', the channel is set for bipolar operation.

2.10 A/D Software Interface

An A/D conversion is started by writing a byte to the channel select/convert byte located at I/O port location BASE + 0. The actual location of the PCM-AIO depends on the I/O address that is selected by jumper block J8. The byte written to the channel select/convert port will set the PCM-AIO for the selected channel, unipolar/bipolar, and single ended/differential operation and then begin a conversion. It is important to note that in this mode of operation, the MAX180 allows only 1.875 uS to acquire the signal. If the input source impedance is greater than 8 kOhms, then the Asynchronous Hold mode will need to be used in order to allow enough time to acquire the signal. The PCM-AIO will convert the analog voltage to digital data in approximately 10 uS. If desired, an end of conversion interrupt can be generated on the PC/104 and routed through J7 as shown earlier. The interrupt controller will need to be initialized to take advantage of this feature. Another way to determine if the conversion is completed is to poll the ST status bit in the STATUS READ I/O port located at BASE + 4. The ST status bit is the most significant bit (MSB). The ST bit will be high '1' when the A/D convertor is BUSY and low '0' when it is finished. See the MAX180 datasheet, page 7-95, Figure 7b in the Appendix C for timing.

If the input source impedance is greater than 8 kOhms, the Track and Hold circuit will not have enough time to acquire the signal and the conversion will not be correct. Under these conditions, the MAX180 A/D convertor will need to operated in the "Asynchronous Hold Mode". See the MAX180 datasheet, page 7-98, Figure 10b in the Appendix C. The jumper J2 will need to be removed to place the MAX180 in the asynchronous mode. In the asynchronous mode it will be necessary to perform two write cycles to begin a conversion. The first write cycle is the same as before, except the channel data is written to an odd I/O port of BASE+1. This will select the proper channel and select the mode of operation, however a conversion will not begin until the second write cycle is generated by writing the same data to the I/O port BASE+0. This mode is made available so that a variable time can be inserted between write cycles to allow the Track/Hold circuit to acquire the input signal.

2.11 A/D CALIBRATION PROCEDURE

The PCM-AIO is calibrated at the factory for the 0-5V range of operation. When switching to another input range, a slight adjustment may be necessary. The following procedure is given to calibrate the PCM-AIO for any input range.

2.11.1 CALIBRATION PROCEDURE

1. Select the desired mode and input voltage range. Use a software routine that will loop continuously on one channel.

2. OFFSET/ZERO ADJUSTMENT. (TRIMPOT R3)

Apply a voltage source between the selected analog channel and ground. A 1uF ceramic capacitor should be used across the inputs to suppress noise. Adjust the output of the voltage source to + 1/2 LSB. Adjust the offset/zero trimming potentiometer R3 so that the output code flickers equally between 000 HEX and 001 HEX for unipolar operation and 800 HEX and 801 HEX for the bipolar mode.

3. FULL SCALE ADJUSTMENT. (TRIMPOT R2)

Change the output of the voltage source for + FS-1 1/2 LSB. Adjust the gain trimming potentiometer R2 so that the output code flickers equally between FFE HEX and FFF HEX.

2.12 **Output Coding**

INPUT VOLTAGE RANGE		CODING
	UNIPOLAR 0 TO +5V	STRAIGHT BINARY MSB LSB
+FS +FS-1LSB +1LSB ZERO	5.0000 4.9988 0.0012 0.0000 BIPOLAR +/- 2.5V	1111 1111 1111 1111 1111 1110 0000 0000 0001 0000 0000 0000 OFFSET BINARY MSB LSB
+FS +FS-1 +1LSB ZERO -1LSB -FS-1LSB -FS	+2.5000 +2.4988 +0.0012 0.0000 -0.0012 -2.4988 -2.5000	0111 1111 1111 0111 1111 1110 0000 0000 0001 0000 0000 0000 1111 1111 1111 1000 0000 0001 1000 0000 0000

2.13 A/D SOFTWARE EXAMPLES

The following gives an example of an 8088/8086 assembly language routine that will interface to the PCM-AIO in synchronous polled mode for a 0 to 5 VDC, unipolar input range.

mov dx,BASE_PORT	;Set PC/104 Base I/O Address
mov al,0	;Chan 0, Single Ended, Unipolar
out dx,al	;Start Conversion
add dx,4	;Point to Status Register
in al,dx	;Read Status Bit
test al,80H	;See if Conversion Finished
jne wait	;If Not, Try Again
mov dx,BASE_PORT	;Point to Low data Byte
in al,dx	;Read Low Data Byte
mov bl,al	;Save Low Byte
inc dx	;Point to High Byte
in al,dx	;Read High Byte
mov bh,al	;Combine with Low Byte
and BX,0FFFH	;BX=Conversion Data

The following program gives an example of a C program for performing A/D conversions with the PCM-AIO.

wait:

/*

```
PCM-AIO
   This program was written Primarily as a test/setup procedure
   for the PCM-AIO board. (400-0172-000)
   It also demonstrates how to access the MAX180 part,
   and shows various methods of accessing the part.
   Use getconv() for real-time readings in the foreground.
   Use the Interrupt driven method to provide an array image
   of all eight channels, constantly updated in the background.
   Date: 05-22-1992.
   Author: John Keller
   Copyright 1992 by WinSystems. All Rights Reserved.
*/
#include <stdio.h>
#include <dos.h>
#include <stdlib.h>
#include <graph.h>
void ( interrupt far *OldTmr)(void);
                                           /* Pointer to old ISR */
void ( interrupt far *TmrPtr)(void);
                                           /* Temporary ISR Pointer */
void interrupt Int1c(void);
                                           /* Declaration on ISR */
void ( interrupt far *OldRq5)(void);
                                           /* Pointer to old ISR */
void (_interrupt _far *Rq5Ptr)(void);
                                           /* Temporary ISR Pointer */
void interrupt Int0d(void);
                                            /* Declaration on ISR */
unsigned int ticks[5],convi;
unsigned int tar[8] = \{0x000, 0x924, 0x249, 0xb6d, 0x492, 0xdb6, 0x6db, 0xfff\};
main()
{
int a,b,c;
  for(a=0; a2;a++)
                   printf("
                                                   \n");
  settextposition(1,1);
  printf("Test for PCM-AIO boards\n");
  printf("
           To set up the board, connect the Voltage Source to the points\n");
  printf(" indicated on the test fixture and set for 4.998 Volts.\n");
  printf(" Adjust R3 on A/D until channel 0 %'Read%' is switching between 0 & 1.\n");
  printf(" Next, Adjust R2 on A/D until channel 7 %'Read%' is FFE.\n");
  printf(" Increase to 5.000 Volts. Ch 7 %'Read%' should now be FFF. Ch 0 %'Read%' should\n");
  printf(" still be between 0 and 1.\n");
  printf(" All channels should display PASS. You should NOT see the messages\n");
  printf("%'Interrupt Failed%', or %'Busy is Stuck%' below the channels.\n");
  OldRq5 = dos getvect(0x0d);
  OldTmr = _dos_getvect(0x1c);
  TmrPtr = Int1c;
  Ra5Ptr = Int0d;
  dos setvect(0x1c,TmrPtr);
```

```
_dos_setvect(0x0d,Rq5Ptr);
```

```
_displaycursor(_GCURSOROFF);
  a = inp(0x21);
  a &= 0xdf;
                                                /*unmask irq5 */
  outp(0x21,a);
   _settextposition(11,10);
  printf("Ch Trgt Read Difference");
  while(1)
  {
                                              /* Scan all channels */
                    for(a=0; a; a++)
                    {
                       c=getconv(a,0);
                                              /* Channel a, single ended, Unipolar */
                       _settextposition(a+12,10);
                       printf("%2d %3X %3X %3X",a,tar[a],c,abs(c-tar[a]));
                       if(c tar[a])
                                              putch('-');
                       if(c tar[a])
                                              putch('+');
                       if(c == tar[a])
                                              putch('');
                       printf(" %3d%% ",abs(c-tar[a]) / 41);
                       if(a 0 && a )
                       {
                                                                     /*1% resistors used for testing */
                                              lf(abs(c-tar[a])()
                                                printf("Pass");
                                              else
                                                printf("Fail");
                       if(a == 0 || a == 7)
                       {
                                              lf(abs(c-tar[a]))
                                                                     /*used for offset/gain calibration*/
                                                printf("Pass");
                                              else
                                                printf("Fail");
                       }
                    if(kbhit())
                       break;
  }
  a = inp(0x21);
  a |= 0x20;
                                                /*mask irq5 */
  outp(0x21,a);
  _displaycursor(_GCURSORON);
  _dos_setvect(0x0d,OldRq5);
  dos setvect(0x1c,OldTmr);
}
/* Get conversion. */
/* MODE:
  0
                    Single ended, Unipolar.
  1
                    Single ended, Bipolar.
  2
                    Differential, Unipolar.
  3
                    Differential, Bipolar.
```

NOTE:

```
In Differential mode, valid channels are still 0-7, however,
  the channels are paired, evens with odds. (I.E. 0 with 1, 2 with 3,
  etc.) The channel read becomes the "+" leg for the reading.
                     Example:
                       Channel 0 is 1.500 Volts lower than channel 1.
                       Mode is 2.
                       Channel read is 1.
                       Result: 1228(d) = 4CC(h).
                       If channel 0 had been read, the result would be zero.
*/
int getconv(int ch,int mode)
{
unsigned int a,b,c;
  convi=0;
  mode &= 3;
  outp(0x100,ch|(mode<< 3));
  ticks[0] = 2;
  while(ticks[0] && (inp(0x104) & 0x80));
  if(ticks[0] == 0)
  {
                     settextposition(22,1);
                    printf("Busy is stuck.\n");
  }
  if(convi == 0)
  {
                     settextposition(23,1);
                    printf("Interrupt Failed\n");
  }
  a = inp(0x100) \& 255;
  b = inp(0x101) \& 15;
  c = (b < 8) | a;
  return(c);
}
/* Timer Tick Interrupt */
void interrupt Int1c(void)
{
int a;
  for(a=0; a; a++)
  {
                     if(ticks[a] 0)
                       ticks[a]—;
  }
}
/* A2D Interrupt from PC/104 */
void interrupt Int0d(void)
{
                    /* Used by test. */
  convi++;
```

```
/* SAMPLE APPLICATION */
/* Read All Eight Channels as Single/Uni & store in integer
Array variable results[8]. */
```

- /* read & store the result.*/
- /* result[channel] = inp(0x100) | ((inp(0x101)&15)<8);*/

```
/* Start next conversion */
```

```
/* ++channel &= 7;*/
```

```
/* outp(0x100,channel);*/
```

```
outp(0x20,0x20);
```

/* Non-Specific EOI */

```
}
```

2.14 D/A Output Connector

	J	3	
GND N/C N/C GND N/C N/C GND N/C GND N/C GND	1 0 3 0 7 0 9 0 11 0 13 0 15 0 17 0 21 0 23 0 25 0	 o 2 o 4 o 6 o 8 o 10 o 12 o 14 o 16 o 18 o 20 o 22 o 24 o 26 	Channel 0 GND N/C Channel 1 GND N/C N/C GND N/C GND N/C GND N/C GND


The figure below defines the pins on the D/A output connector J3.

2.15 D/A Voltage Reference and Output Selection

Each of the D/A channels on the PCM-AIO can be jumpered for either a + 5VDC or - 5VDC reference and for either unipolar or bipolar operation. The following chart shows the appropriate jumper positions for these options.


	UNIPOLAR/BIPOLAR JUMPER SELECTION			
RANGE	CHANNEL 0	CHANNEL 1		
0 to +5VDC	J6 3-4 J5 2-3	J6 7-8 J4 2-3		
-5V to +5V	J6 1-2 J5 1-2	J6 5-6 J4 1-2		

WinSystems - "The Embedded Systems Authority"





8088/8086 ASSEMBLY LANGUAGE ROUTINE



8088/8086 ASSEMBLY LANGUAGE ROUTINE

MOV DX,PORT_ADDRESS MOV AL,LOW_BYTE OUT DX,AL INC DX MOV AL,HIGH_NIBBLE OUT DX,AL

NOTE: The LOW_BYTE and HIGH_NIBBLE form the 12 bit data that is written to the D/A. The PORT_ADDRESS is the I/O address that is decoded on the selected PCM-AIO.

2.17 D/A CALIBRATION PROCEDURE

The D/A section of the PCM-AIO can be easily calibrated by the use of a digital voltmeter. To calibrate the D/A channels use the following procedure:

1. Install the board in the system and turn on the system to stabilize for at least 5 minutes.

- 2. Check the voltage reference output on J6 pin 1 for 5.000V. Adjust trimpot R13 if necessary.
- 3. Select the voltage reference output for each channel by the use of J6. See section 2.15.
- 4. For a unipolar output, output an 0FFF HEX to the channel or channels that are being calibrated and adjust the gain adjustment potentiometers for FS-1LSB as shown in the tables below.

5 .For a bipolar output, output an 0800 HEX to the channel or channels that are being calibrated and adjust the gain adjustment potentiometers for 0000 as shown in the tables below.

VOLTAGE OUTPUT FOR UNIPOLAR AND BIPOLAR RANGES

SCALE	0 to +5V	-5V to +5V
+FS-1 LSB	4.9988	4.9976
+1/2 FS	2.5000	0.0000

GAIN ADJUSTMENT POTENTIOMETERS VERSUS CHANNELS

0 R1 1 R18

APPENDIX A MAX180 DATASHEET REPRINT

General Description


The MAX180/MAX181 are complete 12-bit Data Acquisition System (DAS) which combine 8/6-channel input multiplexer, high bandwidth Track-and-Hold (T/H), low-drift zener reference, and flexible microprocessor (μ P) interface with high conversion speed and low power consumption. The MAX180/MAX181 can be configured by a μ P for unipolar or bipolar conversions and single-ended or differential inputs. Both devices sample and digitize at 100kHz throughput rate and feature a fast 8- or 16-bit μ P interface.

The MAX180 has 8 analog input channels, while the MAX181 has 6. The multiplexer output of the MAX180 is fed directly into the Analog-to-Digital Converter (ADC) input. The MAX181 brings out both the multiplexer output and ADC input to separate pins, allowing a programmable gain amplifier to be inserted between the MUX and the ADC.

The systems allow the user to choose between an internal or an external reference. Futhermore, the internal reference value and the offset can be adjusted, allowing the overall system gain and offset errors to be nulled. The multiplexer has high impedance inputs, simplifying analog drive requirements.

Applications

High-Speed Servo Loops Digital-Signal Processing High-Accuracy Process Control Automatic Testing Systems



Block Diagram

___ Features

- ♦ 12-Bit Resolution, ±1/2LSB Linearity
- 8-Channel Multiplexed inputs (MAX180)
- Single-Ended 1-of-6 Multiplexer (MAX181)
- Built-in Track-and-Hold
- 100kHz Sampling Rate
- DC and Dynamically Tested
- Internal 25ppm/'C Voltage Reference
- Each Channel Configurable for Unipolar (0V to +5V) or Bipolar (-2.5V to +2.5V) Input Range
- Each Channel Configurable for Single-Ended or Differential Inputs
- Fast 8-/16-Bit µP Interface
- +5V and -12V to -15V Supply Operation
- 110mW Power Consumption


MAX180/MAX181

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSBs)	
MAX180ACPL	0°C to +70°C	40 Plastic DIP	±1/2	
MAX180BCPL	0°C to +70°C	40 Plastic DIP	±1	
MAX180CCPL	0°C to +70°C	40 Plastic DIP	±1	
MAX180ACOH	0°C to +70°C	44 PLCC	±1/2	
MAX1808CQH	0'C to +70'C	44 PLCC	±1	

Ordering information continued on last page.

Pin Configurations



Maxim Integrated Products 7-87

////XI/// is a registered trademark of Maxim Integrated Products.

1V171X17V1

ABSOLUTE MAXIMUM RATINGS

VDD to DGND -0.3V, +7V VSS to DGND -0.3V, -17V AGND to DGND -0.3V, VDD + 0.3V	Continuous Power Dissipation (any package) to +70°C
AIN _, MUXOUT, ADCIN, REFADJ,	Operating Temperature Ranges:
OFFADJ to REFIN	MAX18_C 0'C to +70'C
REFIN to DGND	MAX18_E
CS, WA, RD, CLK, A2-40.	MAX18_MJL
BIP, DIFF, HBEN to DGND -0.3V, VDD + 0.3V	Storage Temperature Range
BUSY, D0-D11 to DGND	Lead Temperature (soldering, 10 sec)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{OD} = +5V \pm 5\%, V_{SS} = -12V \pm 5\% \text{ or } -15V \pm 5\%, \text{REFIN} = -5V.$ Internal Reference Mode, Bipolar Mode, Slow-Memory Mode (see text), ICLK = 1.6MHz external, MAX180/MAX181 all grades, TA = T_{MIN} to T_{MAX}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
ACCURACY (Note 2)						
Resolution	N		12			Bits
Integral Nonlinearity Error	INL	MAX18_A MAX18_B/C			±1/2 ±1	LSB
Differential Nonlinearity Error	DNL	Guaranteed monotonic over temperature	1		±1	LSB
Unipolar Offset Error (Note 3)			1	±1	±4	LSB
Bipolar Offset Error (Note 3)				±1	±6	LSB
Unipolar Gain Error				±2	±10	LSB
Bipolar Gain Errror				±2	±15	LSB
Gain-Error Tempco (Note 4)				±5		ррту/℃
Channel-to-Channel Matching				±1/4		LSB
DYNAMIC PERFORMANCE (No	te 2)					
Signal-to-Noise + Distortion Ratio	SINAD	10kHz input signal, 100kHz sampling rate, bipolar mode, $T_A = +25^{\circ}C$	70			dB
Total Harmonic Distortion (up to the 5th harmonic)	тно	10kHz input signal, 100kHz sampling rate, bipolar mode, TA = +25°C			-80	dB
Spurious-Free Dynamic Range	SFDR	10kHz input signal, 100kHz sampling rate, bipolar mode, TA = +25°C	80			dB
Full-Power Sampling Bandwidth		In track mode, under-sampled waveform		6		MHz
Track-and-Hold Acquisition Time (Note 5)	¹ ACQ		1.875			μs
_		Asynchronous hold mode Note 5	7.500		8.125	
Conversion Time	^t CONV	ROM, Slow-Memory, and I/O Port Modes; 15-16 clock cycles	9.375		10.000	μs
ANALOG INPUT						
Voltage Range		AIN_, MUXOUT, and ADCIN	REFIN		Vod	
Unipolar, Single-Ended Range		AIN_ to AGND	0		5.0	
Unipolar, Differential Range		AIN_+ to AIN	0		5.0	v
Bipolar, Single-Ended Range		AIN_ to AGND	-2.5		2.5	
Bipolar, Differential Range		AIN_+ 10 AIN	-25		2.5	

NINXIN

ELECTRICAL CHARACTERISTICS (continued)

(VDD = +5V ±5%, VSS = -12V ±5% or -15V ±5%, REFIN = -5V, Internal Reference Mode, Bipolar Mode, Slow-Memory Mode (see text), fCLK = 1.6MHz external, MAX180/MAX181 all grades, TA = TMIN to TMAX, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	L CONDITIONS			ТҮР	MAX	UNITS
ANALOG INPUT (continued)							
locut Current		AIN_ ,	MAX 180			±1.0	
Input Current		ADCIN,	MAX181			±0.1	μA
Mux-On Resistance	Ron	AIN_ = 2.5V, IMUXOUT = 1.2	5mA, MAX181			2	kΩ
Mux-On Leakage Current	1 _{ON}	$AIN_ = MUXOUT = \pm 5V$	MAX181			±100	nΑ
Mux-Off Leakage Current	IN (OFF)	$AIN_ = \pm 5V$, $V_{OUT} = \pm 5V$,	MAX181			±100	пA
	IOUT (OFF)	$AIN_ = \pm 5V$, $V_{OUT} = \pm 5V$,	MAX181			±100	
Input Capacitance (Note 5)	Cin	AIN_, ADCIN			25	35	ρF
input capacitance (NOIE 5)	CIN	MUXOUT			35	45	P.
REFERENCE INPUT							
Input Range (Note 5)				-4.92	-5.00	-5.08	V
Input Current				• •		-2	mA
Input Resistance				2.5			kΩ
REFERENCE OUTPUT							
VREF Output Voltage		T _A = +25°C		-4.98	-5.00	-5.02	V
VREF Output Tempco (Note 6)		MAX18_A/B				25	acont C
		MAX18_C				45	ppm/*C
VREF Load Regulation (Note 7)		OUT = 0mA to 5mA, TA = +		0.2	1.0	mV/mA	
REFADJ, OFFADJ							·
Input Current		VREFADJ, VOFFADJ = VDD to REFIN				±1	μA
Disable Threshold				4.5			V
REFADJ Adjustment Range		REFIN < REFADJ <agnd< td=""><td></td><td>±60</td><td>±80</td><td></td><td>mV</td></agnd<>		±60	±80		mV
OFFADJ Adjustment Range		REFIN < OFFADJ <agnd< td=""><td></td><td>±15</td><td>±25</td><td></td><td>LS8</td></agnd<>		±15	±25		LS8
LOGIC INPUTS							
Input Low Voltage	N/II	MODE				0.5	V V
	ViL	CS, RD, WR, CLK, A2-A0, D	IFF, BIP, HBEN			0.8	*
Input High Veltage	Nex	MODE		4.5			
Input High Voltage	ViH	CS, RD, WR, CLK, A2-A0, D	IFF, BIP, HBEN	2.4			
Input Mid-Level Voltage	VMID	MODE		1.5		3.5	V
Input Floating Voltage	VELT	MODE			2.5		V
		MODE	T _A = +25°C		±50	±100	
Input Current	Jin	MUUE	$T_A = T_{MIN}$ to T_{MAX}		±50	±100	μA
		CS, RD, WR, CLK, A2-A0,	T _A = +25°C			±1	
	DIFF. BIP.		TA = TMIN to TMAX			±10	
Input Capacitance (Note 5)	CiN					15	ρF
LOGIC OUTPUTS							
Output Low Voltage	Vol	D11-D0, BUSY, RDY, ISINK	= 1.6mA			0.4	V
Output High Voltage	VOH	D11-D0, BUSY, RDY, ISOUR		4.0			V
Floating State Leakage Current	ILKG	D11-D0, VOUT = 0V to VDD				±10	μA
Floating State Output Capacitance (Note 5)	Cout			••		15	pF

MAX180/MAX181

1V1/X1/VI

7-89

ELECTRICAL CHARACTERISTICS (continued)

(VDD = +5V ±5%, Vss = -12V +5% or -15V +5%, REFIN = -5V, Internal Reference Mode, Bipolar Mode, Slow-Memory Mode (see text), fCLK = 1.6MHz external, MAX180/MAX181 all grades, TA = TMIN to TMAX, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS					10.04	0.010
Supply Voltage (Note 1)	COV		4.75	5.00	5.25	
	Vss		-11.40		-15.75	l v
Supply Current	100	V _{DD} = 5V		4.5	7.0	-
	Iss	$V_{SS} = -12V$		7.0	10.0	MA
Power Dissipation	PD	$V_{DD} = 5V, VSS = -15V$		110	155	mW
		Input near FS, Vss = -12V, Vpp = 4.75V to 5.25V		±1/2	±1	
Power-Supply Rejection, with Internal Reference	PSR	Input near FS, VDD = 5V, VSS = -14.25V to -15.75V		±1/8	±1/2	LSB
		Input near FS, Vpp = 5V, VSS = -11.4V to = -12.6V		±1/8	±1/2	

TIMING CHARACTERISTICS

(VDD = +5V, VSS = -12V, folk = 1.6MHz, Internal Reference Mode, TA = TMM to TMAX, unless otherwise noted.) (Note 8)

PARAMETER	SYMBOL	COND	ITIONS	i -	= +2:		1	X18_C/6		AX18		UNITS
CS to RD Setup time	t 1	: 	Note 5			MAX		TYP M		TYP	MAX	
CS to RD Hold time	t2			0	-		0					ns ns
CS to WR Setup time	t3	··-·		0		•	Ō		-+			05
CS to WR Hold time	t4	· · · · · · · · · · · · · · · · · · ·	Note 5	0			0					ns
WR Low Pulse Width	ts			120			120		120			
WR High Pulse Width	16	MODE = 0 or 1	Note 5	200			200	_	200			ns
DATA IN to WR Setup Time	t7			80			100		120			ns
DATA IN to WR Hold Time	tø			0			0		0			ns
WR Rising to BUSY Delay	19	CL = 50pF, N	MODE = 1			160		18	30		200	ns
WR Falling to BUSY Delay	t10		/ODE = open	i		220			30		280	05
RD Low Pulse Width	t11			100			130		150		200	ns
RD High Pulse Width	t12		Note 5	200			200		200	·		ns
DATA IN to RD Setup Time	t13			80			100		120			
DATA IN to RD Hold Time	t14		_	0	••••••		0		10			
RD to BUSY Fall Delay	t15	Ըլ = 50pF				150		17			200	
RD to Data out Valid	t16	CL = 100pF	Note 9		50	100		13			150	ns
RD to Data out Three-State	t17		Notes 9, 10		30	50			-		75	ns
HBEN to RD or WR Setup Time	t18		· · · · · · · · · · · · · · · · · · ·	80			100		120			
HBEN to RD or WR Hold Time	119			0	·		0		0			
CS to READY Fail Delay	t20	Ci = 50pF				110		13	- 		150	ns

TIMING CHARACTERISTICS (continued)

(VDD = +5V, VSS = -12V, fCLK = 1.6MHz, internal Reference Mode, TA = TMIN to TMAX, unless otherwise noted.) (Note 8)

PARAMETER	SYMBOL	COND	CONDITIONS		TA = +25°C		MAX18_C/E		MAX18_M				
<u></u>		·		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
BUSY to Data Out Valid	121	$C_{L} = 100 pF$	Note 9			125			150			170	ns
CS, RD, or WR to CLK Setup time for 15 clock conversion	t22		Note 5	220			220			220			ns ns
CS, RD, or WR to CLK Setup time for 16 clock conversion	123		Note 5	0			0			0			n\$

Note 1: Performance at power-supply tolerance limits guaranteed by power-supply rejection test. **Note 2:** VDD = +5V, VSS = -15V, FS = +5V, REFIN = -5V, **Note 3:** Typical change over temperature is ±1LSB. **Note 4:** FS Tempco = Δ FS/ Δ T, where Δ FS is full-scale change from TA = +25°C to TMIN or to TMAX.

Note 4: FS Tempco = Δ FS/ Δ T, where Δ FS is full-scale change from TA = +25 C to TMIN or to TMAX. Note 5: Guaranteed by design Note 6: REFIN TC = Δ REFIN/ Δ T, where Δ REFIN is reference voltage change from TA = +25°C to TMIN or to TMAX. Note 7: Load current should remain constant during conversion. This current is in addition to the DAC input current. Note 8: All inputs are OV to +5V swing with tr = tr = 5ns (10% to 90% of 5V) and timed from a voltage level of +1.6V. Note 9: the and tg1 are measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V. Note 10: t₁₇ is defined as the time required for the data lines to change 0.5V when the circuit load is as shown in Figure 2.

	Pin	Descriptio	2
-		rescriptio	

NAME	M/	AX180	M/	AX181	
	DIP	PLCC	DIP	PLCC	FUNCTION
AIN0-AIN5	1+6	2-7	1-6	2-7	Analog Inputs to the mux: 0V to +5V unipolar, -2.5V to +2.5V bipolar
AIN6-AIN7	7,8	8,9			Analog Inputs to the mux: 0V to +5V unipolar, -2.5V to +2.5V bipolar
MUXOUT			7	8	Muliplexer Output
ADCIN	ļ,		8	9	Analog Input to track-and-hold
REFIN	9	10	9	10	Reference Input
AGND	10	11	10	11	Analog Ground
REFOUT	11	13	11	13	-5V Reference Output
REFADJ	12	14	12	14	-5V Heterence Adjust. Connect to Vop if not required.
OFFADJ	13	15	13	15	Offset Adjust. Connect to Vpp if not required.
MODE	14	16	14	16	Interface Mode Select pin.
Vss	15	17	15	17	Negative Supply: -15V or -12V
<u>D11-D8</u>	16-19	18-21	16-19	18-21	Three-State Data Outputs, MSB = D11
DGND	20	22	_20	22	Digital Ground
D7-00	21-28	24-31	21-28	24-31	Three-State Data Outputs, LSB = D0
	29	32	29	32	Clock Input, TTL/CMOS compatible
HBEN	30	33	_ 30	33	High-Byte Enable Input
<u>RD</u>	31	35	31	35	READ Input
<u>WR</u>	32	36	32	36	WRITE Input (MODE = 1 or Open) READY Output (MODE = 0)
<u>ČS</u>	33	37	_33	37	CHIP-SELECT Input
BUST	34	38	34	38	BUSY Output
DIFF	35	39	35	39	Single-Ended Mode: DIFF = 0, Differential Mode: DIFF = 1
BIP	36	40	36	40	Unipolar Mode: BIP = 0, Bipolar Mode: BIP = 1
A0-A2	37-39	41-43	37-39	41-43	Multiplexer Channel Address Input: A2 = MSB, A0 = LSB
VDD	40	44	40	44	Positive Supply: +5V Input (substrate conflected to VDD)
N.C.		1,12, 23,34		1,12, 23,34	No Connect. No internal connection. Leave pin open or connect to AGND.

MAXIM

7-91




Figure 1. Load Circuits for Access Time


A/D Converter Operation


The MAX180/MAX181 use successive approximation and input track-and-hold (T/H) circuitry to convert an analog signal to a series of 12-bit digital output codes. The control logic interfaces easily to uPs, requiring only a few passive components for most applications. The T/H does not require an external capacitor. Figure 3 shows the MAX180 typical operating circuit.

Starting a Conversion

Regardless of the mode or interface selected, the following sequence occurs once conversion is started:

- The data inputs that configure the data-acquisition system (DAS) latch, and the interface signals the μP that a conversion has started.
- The mux directs the selected input signal to the T/H input.
- 3. A fixed time delay allows the T/H to acquire the signal. In all modes except asynchronous hold, this delay is 3 clock cycles. In asynchronous hold, the μ P controls this delay.
- The T/H switches to hold mode. The T/H output delivers a stable, single-ended sample of the input signal to the A/D input.
- The successive approximation cycle begins. The ADC tests and sets each of the 12 bits in turn, from most to least significant. Bit decisions occur on the CLKIN falling edges, for a total of 12 clock cycles.
- Output data is latched by the output registers, and the interface signals the μP that conversion is complete and data is available.








Figure 3. MAX180 Typical Operating Circuit

_ /VI/IXI/VI

Analog Input - Track-and-Hold

Figure 4 shows the equivalent input circuit, illustrating the sampling architecture of the ADC's analog comparator. The input capacitance acts as the hold capacitor and is charged by the input signal with every A/D conversion. The capacitance is charged through an internal $1k\Omega$ resistor in series with the input. Note: Figure 4's switches represents both the mux and hold switches.




Figure 4 Equivalent Input Circuit

When in single-ended input mode and between conversions (BUSY = High), the selected analog input is connected to the hold capacitor (track mode). When a conversion starts, CHOLD disconnects from the + T/H input, thus sampling the input (see 'Digital Interface' section for percise T/H timing). When the switch closes at conversion end, CHOLD reconnects to the input and charges to the input signal. The loading effect of the analog inputs on the signal is such that a high-speed input buffer is usually NOT needed because the ADC disconnects from the input during the actual conversion.

The previous explanation applies for the differential input mode if "input" is replaced by AIN+ and "analog ground" is replaced by AIN-. In the differential input mode, A0-A2 select the input channel pairs (Table 1). Only the signal side of the input channel is held by the T/H; the return side must remain stable within $\pm 0.5LSB (\pm 0.1LSB$ for best results) during the conversion. For example, a commonmode signal of 0.33Vp-p at 60Hz results in a maximum error of 0.5LSB.

The T/H starts tracking when the ADC is deselected (BUSY = High). Hold mode begins 3 clock cycles after a conversion is initiated in all but the Asynchronous Hold Mode. Variation in hold-mode delay from one conversion to the next (aperture jitter) is less than 100ps. Figures 7-11 detail the T/H and interface timing for the various interface modes.

/M/IXI/M ---

The time required for the T/H to acquire an input signal is a function of how quickly the input capacitance is charged. If the input source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. Acquisition time is calculated by:

tACQ = 10(Rs + Rin)20pF (but never less than 1.875us)

where $R_{IN} = 1k\Omega$, and $R_S =$ source impedance of the input signal.

Input Bandwidth

The A/D's input tracking circuitry is excellent for tracking large signals and wide bandwidths and does not exhibit the slew-rate limitations of many other ADC T/Hs. The MAX180/MAX181 T/H's full-power bandwidth is typically 6MHz; this allows the measurement of periodic signals with bandwidths exceeding the ADC's sample rate (100kHz) using under-sampling techniques. Important note: If under-sampling is used to measure high-frequency signals, take special care to avoid aliasing errors. Without adequate input filtering, high-frequency noise could be aliased into the measurement band.

Reference

The MAX180/MAX181 operate with either the internal reference or an external -5V reference. In both cases, REFIN must be bypassed to AGND with a 47μ F electrolytic capacitor in parallel with a 0.1μ F ceramic capacitor to minimize noise and maintain a low impedance at high frequencies. REFIN is connected directly to the internal DAC, and the current load varies between 0mA and 1mA during conversion.

Internal Reference

The internal reference is buffered through an amplifier whose output connects to REFOUT. To operate the MAX180/MAX181 with the internal reference, connect REFIN to REFOUT. Do not connect a resistor between the bypass capacitors and REFIN. The reference buffer amplifier can sink 5mA for external loads. Adjust the reference output at REFADJ (Figure 14).

External Reference

With a -5V external reference, bypass REFIN to AGND with a 47 μ F electrolytic capacitor in parallel with a 0.1 μ F ceramic capacitor. The reference source impedance must be less than 0.2 Ω and must be able to sink the internal DAC load of 1mA. Connect REFOUT to Vss and REFADJ to VDD to prevent noise. If REFIN is driven above AGND during power sequencing, latchup can occur. Connect a Schottky clamp diode (IN5817) to prevent REFIN from substantially exceeding AGND.

Table 1. Address vs. Channel Selection (see Figure 4)

MAX180/MAX181

	A2	A1	AO	SE/DIFF	AINO	AIN1	AIN2	AIN3	AIN4	AIN5	AIN6	AIN7	COM
MAX180/MAX181	0	0	0	0	+			1					_
MAX180/MAX181	0	0	1	0		+				1			_
MAX180/MAX181	0	1	0	0			+						-
MAX180/MAX181	0	1	1	0				+					-
MAX180/MAX181	1	0	0	0					+				-
MAX180/MAX181	٦	0	1	0		i				+			-
MAX180	1	1	0	0]					+		-
MAX181	1	1	0	0		M	MUXOUT CONNECTED TO AGND						+,-
MAX180	1	1	1	0		<u> </u>						+	
MAX181	1	1	1	0		C C	H 0-5, Al		OUT ARE	OPEN			-
MAX180/MAX181	0	0	0	1	+	-							
MAX180/MAX181	0	0	1	1	-	+							
MAX180/MAX181	0	1	0	1			+	-				1	
MAX180/MAX181	0	1	1	1			-	+			i		
MAX180/MAX181	1	0	0	1					+	-			
MAX180/MAX181	1	0	1	1					-	+			
MAX180	1	1	0	1				1			+	-	
MAX180	1	1	1	1							_	+	
MAX181	1	1	0	1		N N	UXOUT	CONNEC	TED TO	AGND		1	+,-
MAX181	1	1	1	1		C	H 0-5, AI		OUT ARE	OPEN			-




Figure 5. Multiplexer channel configuration

7-94




Figure 6. Input/Output Port Mode (12-Bit-Wide Data Bus Shown)

1/1/X1/VI




Figure 7a. Input/Output Port-Mode timing, parallel read (MODE = 1, HBEN = 0).




Figure 7b. Input/Output Port-Mode timing, two-byte read (MODE = 1).

MUXINI -




Figure 8a. Slow Memory Mode timing, parallel read (MODE = 0, HBEN = 0).




Figure 8b. Slow Memory Mode timing, two-byte read (MODE = 0).

WINXINI

7-96




Figure 9a. ROM Mode timing, parallel read (MODE = 0, HBEN = 0).





Figure 9b. ROM Mode timing, two-byte read (MODE = 0).

NUNXINI.








Figure 10b. Asynchronous Hold Mode timing, two-byte read (MODE = open circuit)

MINXIM




Figure 11. CS, RD, or WR to CLK Setup and Hold Time for Synchronous Operation

_____Digital Interface Input/Output Port Mode (MODE = 1)

In this mode, data inputs and outputs are usually connected together (Figure 6), and the µP writes the configuration data to the DAS internal register with a write instruction (Figure 7). This starts a conversion, as indicated by the high-to-low transition of BUSY. The mux connects the selected input channel to the T/H, which acquires the signal during the first 3 clock cycles. On the falling edge of the 3rd clock, the T/H switches to hold mode, and the A/D conversion starts. 15 clock cycles after WR goes high, BUSY goes high, and the conversion result latches into three-state output buffers. The µP can then access the conversion result with a read instruction. For 16-bit bus operation, HBEN = 0, and the 12-bit result is read directly. For 8-bit bus operation, HBEN = 0 during the conversion, and the read instruction returns the 8 LSBs. A second read with HBEN = 1 returns the 4 MSBs in the low nibble. Note: In any mode, HBEN = 1 disables conversion start.

The DAS internal register is 5 bits wide: 3 bits for the analogchannel address, 1 bit for single-ended/differential mux operation, and 1 bit for unipolar/bipolar A/D operation.

Slow Memory Mode (MODE = 0)

The DAS appears to the μ P as memory or as a slow peripheral in memory mode. The 5 configuration bits can be preset by an external data latch, a decoded device address, or any external selection logic. A

Complete, 8-Channel, 12-Bit Data-Acquisition Systems

read instruction initiates a conversion as shown in Figure 8. In this mode, the WR input functions as the RDY output and goes low when CS goes low. BUSY goes low after RD goes low, indicating the beginning of a signal acquisition cycle, and can be used to place the μ P into a wait state. When the conversion is complete, BUSY releases the μ P from its wait state. The μ P can then access the conversion result with a read instruction. For 16-bit bus operation, HBEN = 0, and the 12-bit result is read directly. For 8-bit bus operation, HBEN = 0 during the conversion, and the read instruction returns the 8 LSBs. A second read with HBEN = 1 returns the 4 MSBs in the low nibble. Note: In any mode, HBEN = 1 disables conversion start.

ROM Mode, Parallel Read (MODE = 0)

ROM mode avoids using μ P wait states. A conversion starts with a read instruction, and the 12 data bits from the previous conversion appear at D11-D0. The data from the first read in a sequence is often disregarded when ROM mode is used. A second read accesses the results of the first conversion and starts a new conversion. The time between successive reads must be longer than the conversion time of the MAX180/MAX181 (Figure 9a, 16-bit bus).

ROM Mode, 2-Byte Read (MODE = 0)

As in memory mode, only D7-D0 are used for a 2-byte read. A conversion starts with a read instruction when HBEN is low. At this point, the data outputs contain the 8 LSBs from the previous conversion. Two more read operations are needed to access the conversion result. The first, with HBEN high, accesses the 4 MSBs with 4 leading zeros. The second read, with HBEN low, outputs the 8 LSBs and starts a new conversion. Figure 0b (8-bit bus) details this mode.

Asynchronous Hold Mode (MODE = Open)

Asynchronous hold mode is helpful when a precise or repeatable sample timing is required. Asynchronous hold is very similar to the I/O port mode, except two write instructions are required. The first write, with HBEN = 1, configures the MAX180/MAX181 and connects the selected channel to the T/H input; the second write, with HBEN = 0, places the T/H into hold and starts the conversion. In other words, the three-clock cycle delay for T/H acquisition can be changed by controlling when the second write instruction occurs. The falling edge of the second WR pulse places the T/H into hold (Figure 10).

MMXINI_

MAX180/MAX18

Complete, 8-Channel, 12-Bit **Data-Acquisition Systems**

External Clock

The range for the external clock duty cycle is between 20% and 80%. A precise square wave is not required.

Clock and Control Synchronization

For best analog performance, the MAX180/MAX181 clock should be synchronized to the RD, WR, and CS inputs (Figure 11) with at least 100ns separating convert start from the nearest clock edge. This synchronization ensures that transitions at CLKIN are not coupled to the analog input and sampled by the T/H. The magnitude of this feedthrough is only a few millivolts. If CLKIN and convert start (CS, WR and RD) are asynchronous, frequency components caused by mixing of the clock and convert signals can increase the apparent input noise.

When the clock and convert signals are synchronized, small end-point errors (offset and full-scale) are the most that can be generated by clock feedthrough, but even these errors are eliminated by ensuring that the start of a conversion (RD or WR and CS falling edge) does not occur within 100ns of a clock transition (Figure 11).

Output Data Format

The 12 data bits can be output either in full parallel or as two 8-bit bytes. Table 2 shows the data-bus output format. To obtain parallel output for 16-bit µPs, HBEN is tied low. Note: The output data, D11-D0, is right-justified (i.e. D0, the LSB, is the right-most bit in the 16-bit word).

A two-byte read makes use of outputs D7-D0. Byte selection is controlled by HBEN, which multiplexes the data outputs. When HBEN is low, the lower 8 bits appear at the data outputs. When HBEN is high, the upper 4 bits appear at D0-D3 with the leading 4 bits low in locations D4-D7. Note: The 4 MSBs always appear at D11-D8 when the outputs are enabled, regardless of the state of HBEN.

Application Hints

Initialization After Power-Up

In some applications, power is removed from the ADC during periods of inactivity to conserve power. This is increasingly common in battery-powered systems. To initialize the MAX180/MAX181 at power-up, execute a read operation with HBEN low, ignoring the data outputs.

Minimizing System-Induced Noise

The MAX180/MAX181 are insensitive to most noise sources, especially when the layout, bypass, and grounding recommendations are followed. The following practices should also be considered:

- 1. Minimize digital activity during conversion, especially activity that is asynchronous with the MAX180/MAX181 clock.
- 2. Avoid data-bus activity within ±20ns of the CLKIN falling edge.

If the data bus connected to the ADC is active during a conversion, coupling from the data pins to the ADC comparator can cause errors. Using slow-memory mode avoids this problem by placing the µP in a wait state during the conversion. In ROM mode, the bus should be isolated from the ADC using three-state drivers if the data bus is active during the conversion.

In ROM mode, the ADC generates considerable digital noise when RD or CS go high and the output data drivers are disabled after conversion start. This noise can affect the ADC comparator and cause large errors if it coincides with the SAR latching a comparator decision. To prevent this, RD and CS should be active for less than one clock cycle. If this is not possible, RD or CS should go high on a rising edge of CLKIN because the comparator output is latched on the falling edge of CLKIN.

Table 2. Data-Bus Output, CS & RD = LOW

DIP Pin #	Pin 16	Pin 17	Pin 18	Pin 19	Pin 21	Pin 22	Pin 23	Pin 24	Pin 25	Pin 26	Pin 27	Pin 28
Pin Label*	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
HBEN = LOW**	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
HBEN = HIGH"	D11	D10	D9	D8	LOW	LOW	LOW	LOW	D11	D10	D9	D8

Note: * D11-D0 are the ADC data output pin names. ** D11-D0 are the 12-bit conversion results. D11 is the MSB.

Layout, Grounding, Bypassing

Use printed circuit boards for best system performance; wire-wrap boards are not recommended. The board layout should ensure that digital- and analog-signal lines are separated as much as possible. Do not run analog and digital (especially clock) lines parallel to one another or digital lines underneath the ADC package.

Figure 12a shows the recommended system-ground connections. A single-point analog STAR ground should be established at AGND, separate from the logic ground. All other analog grounds and DGND should be connected to this STAR ground, and no other digital system grounds should be connected here. For noise-free operation, the ground return to the power supply from this STAR ground should be low impedance and as short as possible. The ADC's high-speed comparator is sensitive to high-frequency noise in the VDD and Vss power supplies. These supplies should be bypassed to the analog STAR ground with 0.1 μ F and 47 μ F bypass capacitors. Minimize capacitor lead length for best supply noise rejection. If the 5V power supply is very noisy, connect a small (10 Ω) resistor to filter the noise (Figure 12b).

Gain and Offset Adjustment

Figure 13 plots the nominal unipolar I/O transfer function of the MAX180/MAX181. Code transitions occur halfway between successive integer LSB values. Output coding for unipolar operation is natural binary with 1LSB = 1.22mV (5V/4096). Figure 14 shows the bipolar-input transfer function, where output coding is twos-complement.





Figure 12a. Recommended Grounding and Ground Plane

VDD SUPPLY Vss SUPPLY -12/-15V GND +5V GND R AGND DGND Vo GND +5\ DIGITAL махім MAX180/1 CIRCUITRY * "Star" ground $\label{eq:ground} ** R = 10\Omega$ optional for littering a noisy VDD supply.



/VI/IXI/VI

If offset and gain adjustments are not desired, connect OFFADJ and REFADJ to VDD. Figure 15's circuit provides $\pm 1.2\%$ (± 50 LSBs) of adjustment range for gain and $\pm 0.44\%$ (± 18 LSBe) of adjustment range for offset. This is ideal for applications that require gain (full-scale range) or offset adjustment. If the adjustment inputs are used, bypass to AGND with a 0.1μ F capacitor. Offset should be adjusted before gain. For the 0V to 5V input range, apply LSB (0.61mV) to the analog input, and adjust R1 so the digital output code changes between 0000 0000 0000 and 0000 00001. To adjust full scale, apply FS - 1LSB (4.99817V), and adjust R2 until the output code changes between 1111 1111 1110 and 1111 1111. There may be a slight interaction between the adjustments.

To adjust bipolar ($\pm 2.5V$) offset, apply LSB (0.61mV) to the analog input, and adjust R1 until the output code switches between 0000 0000 0000 and 0000 0000 0001. For full scale, apply FS - 1LSB (2.49817V) to the input, and adjust R2 so the output code switches between 0111 1111 1110 and 0111 1111 1111 (Figure 15). There may be some interaction between these adjustments. If an external reference is used, adjust gain by varying the value of the reference instead of R2.

Dynamic Performance

Wide-bandwidth analog input and 100kHz throughput make the MAX180/MAX181 ideal for wideband-signal processing. To support these and other related applications, fast Fourier transform (FFT) test techniques guarantee the ADC's dynamic frequency response, distortion, and noise at the rated throughput. Specifically, this involves applying a low-distortion sine wave to the ADC input and recording the digital conversion results for a specified time. The data is then analyzed using an FFT algorithm that determines its spectral content. Conversion errors are seen as spectral elements outside of the fundamental input frequency.

ADCs have traditionally been evaluated by specifications such as zero and full-scale error and integral (INL) and differential (DNL) nonlinearity. Such parameters are widely accepted for specifying performance with DC and slowly varying signals, but less useful in signal-processing applications where the ADC's impact on the system transfer function is the main concern. The significance of the various DC parameters does not translate well to the dynamic case, so different tests are required.




Figure 13. MAX180/MAX181 Unipolar Transfer Function




Figure 14. MAX180/MAX181 Bipolar Transfer Function

Signal-to-Noise Ratio and Effective Number of Bits

Signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental frequency to the RMS amplitude of all other ADC spectral components, excluding harmonics. The output band is limited to frequencies above DC and below one-half the ADC sample (conversion) rate. This band includes both distortion and noise components. For this reason, the signal-to-noise and distortion ratio (SINAD) is a better measure of the ADC's performance.

The theoretical minimum ADC noise is caused by quantization error and is a direct result of the ADC's resolution:


SNR = (6.02N + 1.76)dB

where N is the number of bits of resolution. A perfect 12-bit ADC can therefore do no better than 74dB. Figure 16 shows the result of sampling a pure 10kHz sinusoid at a 100kHz rate with the MAX180/MAX181. An output FFT plot shows the relative output amplitude at discrete spectral frequencies (Figure 16).

By transposing the equation that converts resolution to SNR, we can determine the effective resolution (effective number of bits) the ADC provides from the measured SNR: N = (SNR - 1.76)/6.02. Figure 17 shows the effective number of bits as a function of the input frequency for the MAX180/MAX181.

Total Harmonic Distortion


Total harmonic distortion (THD) is the ratio of the RMS sum of all the harmonics (in the frequency band above DC and below one-half the sample rate) to the RMS





MNXIM --

amplitude of the fundamental frequency. This is expressed as:



where V1 is the fundamental RMS amplitude, and V2 to VN are the amplitudes of the 2nd through Nth harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range is the ratio of the fundamental RMS amplitude to the amplitude of the next largest spectral component (in the frequency band above DC and below one-half the sample rate). Usually this peak occurs at some harmonic of the input frequency. But if




Figure 16. FFT Plot for the MAX180/MAX181





Figure 17. MAX180/MAX181 Effective Bits vs. Input Frequency

MAX180/MAX181 **Typical Applications** +5V +15V <u>0.1μF</u>, 47μF 0.1µF 4 7µf 12 13 40 1 OFFADJ Voo REFADJ AINO AIN1 REFOUT AIN2 1N4148 🛓 ANALOG INPUTS AIN3 REFIN 47μF AIN4 0.1µF AIN5 1k ADCIN ۸۸ MUXOUT δ MAX181 CLKIN MAX400 MAX181 13 30 HBEN 14 ٧+ MODE \$1 D 33 <u>C\$</u> 64k 31 RD **S**2 32 ŴŔ 32k ΕN +5¥ 34 BUSY \$3 35 DIFF MAX328 36 16k 8!P 16...19.21...28 DATA **\$**4 D0-D11 Bk LINES AD 12 S5 30 A1 4k 39 A2 AGND DGND Vss S8 10 15 2k A0 •15V 0.1µF 4.7µF 10 **S**7 GAIN SELECT (GAIN = 1 TO 128) 1k 15 A1 SB A2 ٦k GND v. Ĵ. ፲4 - 프 NOTE: USE ADDRESS 0-6. ADDRESS 7 FLOATS MUXOUT. CONFIGURATION IS FOR DIP



MIXIM

7-104 .





Figure 18b. MAX181 operating as a single-channel programmable gain ADC. Gains are 1, 2, 4, 16, and 32.

Pin Configurations (continued)




MAX180/MAX181

7-105

Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSBs)
MAX180CCQH	0°C to +70°C	44 PLCC	±1
MAX180CC/D	0'C 10 +70°C	Dice*	±1
MAX180AEPL	-40°C to +85°C	40 Plastic DIP	±1/2
MAX180BEPL	-40°C to +85°C	40 Plastic DIP	±1
MAX180CEPL	-40°C to +85°C	40 Plastic DIP	±1
MAX180AEQH	-40'C to +85'C	44 PLCC	±1/2
MAX180BEQH	-40°C to +85°C	44 PLCC	±1
MAX180CEQH	-40°C to +85°C	44 PLCC	±1
MAX180AMJL	-55°C to +125°C	40 CERDIP**	±1/2
MAX180BMJL	-55°C to +125°C	40 CERDIP**	±1
MAX180CMJL	-55°C to +125°C	40 CERDIP**	±1
MAX181ACPL	0°C to +70°C	40 Plastic DIP	±1/2
MAX181BCPL	0"C to +70"C	40 Plastic DIP	±1
MAX181CCPL	0°C to +70°C	40 Plastic DIP	±1
MAX181ACQH	0°C to +70°C	44 PLCC	±1/2
MAX181BCOH	0°C to +70°C	44 PLCC	±1
MAX181CCQH	0°C to +70°C	44 PLCC	±1
MAX181CC/D	0°C to +70°C	Dice*	±1
MAX181AEPL	-40°C to +85°C	40 Plastic DIP	±1/2
MAX181BEPL	-40°C to +85°C	40 Plastic DIP	±1
MAX181CEPL	-40°C to +85°C	40 Plastic DIP	'±1
MAX181AEQH	-40°C to +85°C	44 FLCC	±1/2
MAX181BEQH	-40°C to +85°C	44 PLCC	±1
MAX181CEQH	-40°C to +85°C	44 PLCC	±1
MAX181AMJL	-55'C to +125'C	40 CERDIP**	±1/2
MAX181BMJL	-55°C to +125°C	40 CERDIP**	±1
MAX181CMJL	-55°C to +125°C	40 CERDIP**	±1



Chip Topography

. MAX180 ... MAX181

* Contact factory for dice specifications.

** Contact factory for availability and processing to MIL-STD-883.

© 1991 Maxim Integrated Products

Printed USA

APPENDIX B

Cable Drawings

CBL-120-3	3ft, 26 conductor ribbon cable with one unterminated end
<u>CBL-130-4</u>	3ft, 26 conductor ribbon cable to the Analog-ADP card

Software

Example test and calibration routines for PCM-AIO	PCMAIO.ZIP
---	------------



Telephone: 817-274-7553 . . Fax: 817-548-1358 http://www.winsystems.com . . E-mail: info@winsystems.com

WARRANTY

WinSystems warrants that for a period of two (2) years from the date of shipment any Products and Software purchased or licensed hereunder which have been developed or manufactured by WinSystems shall be free of any material defects and shall perform substantially in accordance with WinSystems' specifications therefore. With respect to any Products or Software purchased or licensed hereunder which have been developed or manufactured by others, WinSystems shall transfer and assign to Customer any warranty of such manufacturer or developer held by WinSystems, provided that the warranty, if any, may be assigned. The sole obligation of WinSystems for any breach of warranty contained herein shall be, at its option, either (i) to repair or replace at its expense any materially defective Products or Software, or (ii) to take back such Products and Software and refund the Customer the purchase price and any license fees paid for the same. Customer shall pay all freight, duty, broker's fees, insurance charges for any Products or Software to WinSystems under this warranty. WinSystems shall pay freight and insurance charges for any repaired or replaced Products or Software thereafter delivered to Customer within the United States. All fees and costs for shipment outside of the United States shall be paid by Customer. The foregoing warranty shall not apply to any Products or Software which have been subject to abuse, misuse, vandalism, accidents, alteration, neglect, unauthorized repair or improper installations.

THERE ARE NO WARRANTIES BY WINSYSTEMS EXCEPT AS STATED HEREIN. THERE ARE NO OTHER WARRANTIES EXPRESS OR IMPLIED INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, IN NO EVENT SHALL WINSYSTEMS BE LIABLE FOR CONSEQUENTIAL, INCIDENTAL, OR SPECIAL DAMAGES INCLUDING, BUT NOT LIMITED TO, DAMAGES FOR LOSS OF DATA, PROFITS OR GOODWILL. WINSYSTEMS' MAXIMUM LIABILITY FOR ANY BREACH OF THIS AGREEMENT OR OTHER CLAIM RELATED TO ANY PRODUCTS, SOFTWARE, OR THE SUBJECT MATTER HEREOF, SHALL NOT EXCEED THE PURCHASE PRICE OR LICENSE FEE PAID BY CUSTOMER TO WINSYSTEMS FOR THE PRODUCTS OR SOFTWARE OR PORTION THEREOF TO WHICH SUCH BREACH OR CLAIM PERTAINS.

WARRANTY SERVICE

All products returned to WinSystems must be assigned a Return Material Authorization (RMA) number. To obtain this number, please call or FAX WinSystems' factory in Arlington, Texas and provide the following information:

- 1. Description and quantity of the product(s) to be returned including its serial number.
- 2. Reason for the return.
- 3. Invoice number and date of purchase (if available), and original purchase order number.
- 4. Name, address, telephone and FAX number of the person making the request.
- 5. Do not debit WinSystems for the repair. WinSystems does not authorize debits.

After the RMA number is issued, please return the products promptly. Make sure the RMA number is visible on the outside of the shipping package.

The customer must send the product freight prepaid and insured. The product must be enclosed in an anti-static bag to protect it from damage caused by static electricity. Each bag must be completely sealed. Packing material must separate each unit returned and placed as a cushion between the unit(s) and the sides and top of the shipping container. WinSystems is not responsible for any damage to the product due to inadequate packaging or static electricity.